

PULSE WIDTH MODULATION SOFT- SWITCHING CONTROL

FIELD OF INVENTION

[0001] The invention relates generally to DC/DC converters, and more specifically relates to reducing conduction and switching losses in DC/DC converters.

5

BACKGROUND OF THE INVENTION

[0002] DC/DC converters produce an output voltage at a different voltage level than an input voltage to the DC/DC converter. For example, DC/DC converters are commonly used to increase a DC input voltage to a higher output voltage or to decrease a DC input voltage to a lower output voltage. In addition, DC/DC converters provide electrical isolation and power bus regulation. DC/DC converters are employed in a variety of applications, including power supplies for personal computers, office equipment, spacecraft power systems, laptop computers, telecommunications equipment, and DC motor drives.

[0003] The input to a DC/DC converter is typically an unregulated DC voltage. The DC/DC converter produces a regulated output voltage that has a magnitude and/or a polarity that differs from the input voltage. Typical DC/DC converters employ switching devices, such as MOSFETs, IGBTs, BJTs and thyristors, to regulate and convert the input voltage. A controller controls the switching frequency and sequence of the switching devices to produce a desired output voltage. For example, the controller may implement a pulse width modulation (PWM) approach to vary the duty cycle of switching devices. With PWM, the switching frequency is constant and the duty cycle varies with load and voltage requirements.

[0004] DC/DC converters typically include a transformer that isolates the converter input and output. The transformer reduces

the stress on the switching devices and improves the efficiency of the switching devices. Conventional PWM converters turn off the switching devices when current is flowing through them, which is commonly referred to as hard switching. When hard switching is used
5 at high frequencies, relatively high switching losses occur. Switching losses are especially pronounced in high power, high voltage applications where hard switching is utilized.

[0005] To reduce switching losses, DC/DC converters implement either zero-current switching (ZCS) or zero-voltage
10 switching (ZVS), which are commonly referred to as soft switching. In devices using ZCS, the switching devices are turned off when there is zero current flowing through the switching devices. In devices using ZVS, the switching devices are turned on when there is no voltage across the switching devices. Neither of these two distinct approaches
15 strike an optimum balance between switching and conduction losses.

BRIEF SUMMARY OF THE INVENTION

[0006] A DC/DC converter converts an input voltage to an output voltage and includes a transformer having a primary side and a secondary side. A primary side bridge rectifier communicates with the
20 primary side and includes a first leg that is connected across the input voltage. The first leg includes a first switching circuit and a second switching circuit. A second leg is connected across the input voltage and includes a third switching circuit and a fourth switching circuit. A controller employs zero voltage switching (ZVS) to control the third and
25 fourth switching devices and hard switching to control the first and second switching devices.

[0007] In other features, the controller turns off the fourth switching device with the ZVS, turns the third switching circuit on with the ZVS and turns the first switching circuit off with hard switching
30 during a first half cycle.

[0008] In yet other features, the controller turns the second switching circuit on with hard switching, turns the third

switching circuit off with the ZVS, turns the fourth switching circuit on with the ZVS and turns the second switching circuit off with hard switching during a second half cycle.

5 **[0009]** In still other features, the first switching circuit includes a first transistor having a first gate and a first diode that is connected antiparallel to the transistor. The second switching circuit includes a second transistor having a second gate and a second diode that is connected antiparallel to the transistor. The third switching circuit includes a third transistor having a third gate and a third diode
10 that is connected antiparallel to the transistor and a first capacitor that is connected in parallel with the third diode. The fourth switching circuit includes a fourth transistor having a fourth gate and a fourth diode that is connected antiparallel to the transistor and a second capacitor that is connected in parallel with the diode.

15 **[0010]** In still other features, when the fourth switching device turns off during the first half cycle, the second capacitor is charged and the first capacitor is discharged. The third switching device is turned on after the first capacitor discharges. The first switching device is turned off when the third switching device is turned
20 on. The third switching device is turned off after the second switching device is turned on during the second half cycle. The first capacitor charges and the second capacitor discharges when the third switching device is turned off. The fourth switching device is turned on when the second capacitor is discharged.

25 **[0005]** Further areas of applicability of the present invention will become apparent from the detailed description provided hereinafter. It should be understood that the detailed description and specific examples, while indicating the preferred embodiment of the invention, are intended for purposes of illustration only and are not
30 intended to limit the scope of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description and accompanying drawings, wherein;

[0011] Figure 1 is a simplified schematic of a DC/DC converter including a controller that employs a combination of ZVS and
5 hard switching to reduce the combined switching and conduction losses according to the present invention; and

[0012] Figure 2 illustrates control signals used by a controller to control switching devices according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

10 **[0010]** The following description of the preferred embodiment(s) is merely exemplary in nature and is in no way intended to limit the invention, its application, or uses. For purposes of clarity, the same reference numbers will be used in the drawings to identify similar elements.

15 **[0011]** The DC/DC converter according to the present invention selectively employs both hard switching and ZVS to selectively reduce conduction and switching losses. Figure 1 is a simplified schematic of a DC/DC converter 10 that operates with significantly reduced switching and conduction losses. The converter
20 10 includes a primary side bridge 14 with a first leg 18 and a second leg 22 that are connected between a first bus line 26 and a second bus line 30. The first leg 18 includes a first switching circuit 34 connected in series with a second switching circuit 38. The second leg 22 includes a third switching circuit 42 connected in series with a fourth
25 switching circuit 46.

[0012] The first switching circuit 34 includes a first switching device Q1 connected in parallel with a first diode D1. The second switching circuit 38 includes a second switching device Q2 connected in parallel with a second diode D2. The third switching
30 circuit 42 includes a third switching device Q3 connected in parallel with a third diode D3 and a first capacitor C3. The fourth switching

circuit 46 includes a fourth switching device Q4 connected in parallel with a fourth diode D4 and a second capacitor C4.

[0013] The switching devices Q1, Q2, Q3 and Q4 can be any switching device suitable for high frequency, high power electrical switching. For example, the switching devices Q1, Q2, Q3 and Q4 can be a metal oxide semiconductor field effect transistor (MOSFET), an insulated gate bipolar transistor (IGBT), a bipolar junction transistor (BJT), or other suitable transistors. For convenience, switching devices Q1, Q2, Q3 and Q4 will be referred to herein merely as switches.

[0014] The converter 10 further includes a transformer 50 having a primary coil 54, a secondary coil 58, and a leakage inductor L_{lk} . The opposite end of the primary coil 54 is connected to the second leg 22 between the third switching circuit 42 and the fourth switching circuit 46. The primary side bridge 14 also includes a first filter capacitor C_{in} connected between the first and second bus lines 26 and 30. The primary side bridge is connected to a DC power source, such as a battery, that provides a DC input voltage V_{in} .

[0015] The converter 10 further includes a secondary side bridge rectifier 62 that includes a third leg 66 and a fourth leg 70 connected between a third bus line 74 and a fourth bus line 78. The third leg 66 includes the secondary coil 58 of the transformer 50 connected in series with a fifth switching circuit 82 which includes a fifth switching device S1 connected in parallel with a fifth diode D5. The fourth leg 70 includes a sixth switching circuit 86 that includes a sixth switching device S2 connected in parallel with a sixth diode D6. The rectifier 62 further includes a second filter capacitor C_o connected between the third and fourth bus lines 74 and 78. The third bus line 74 includes a first inductor L1 connected between the fourth leg 70 and the second filter capacitor C_o . A second inductor L2 is connected in parallel with the first inductor L1 and the secondary coil 58 of the transformer 50.

[0016] A controller 90 is connected to the switches Q1, Q2, Q3, Q4, S1 and S2 and controls the operation of the switches Q1, Q2, Q3, Q4, S1 and S2. The controller 90 can be any control device suitable for controlling the operation of the switches Q1, Q2, Q3, Q4, S1 and S2. For example a microprocessor, a programmable logic controller (PLC) an Application Specific Integrated Circuit (ASIC), a circuit, or any other device may be used. The controller 90 utilizes pulse width modulation (PWM) to sequentially transition the switches Q1, Q2, Q3, Q4, S1 and S2 between an On position and an Off position.

[0017] More specifically, the controller 90 implements a desired duty cycle to control the transitioning of the switches Q1-Q4 to chop a current signal created by V_{in} . The chopped current flows through the primary coil 54 in accordance with the duty cycle, thereby creating an electro-magnetic field in the transformer 50. The electro-magnetic field generates current through the secondary coil 58. The current is rectified by an appropriate switching sequence of the switches S1 and S2. The switching sequence is controlled by the controller 90.

[0018] The rectified current provides the voltage V_o , having a desired voltage level, to a load (not shown) connected across the third and fourth bus lines 74 and 78. The duty cycle implemented by the controller 90 transitions the switches Q1-Q4 between the On and Off positions in a sequence that operates the converter 10 with significantly reduced switching and conduction losses with respect to the switching and conduction losses of known DC/DC converters.

[0019] Figure 2 is a state diagram 100 illustrating the control signals used by the controller 90 to control the switches Q1, Q2, Q3 and Q4 during one duty cycle T_s . The state diagram 100 also illustrates current patterns of a current i_{L1} flowing through the first inductor L1, a current i_{d1} flowing through the switch S2, and a current i_{Ts} flowing through the secondary coil 58 of the transformer 50 during the duty cycle T_s .

[0020] During a first half cycle, the switching sequence proceeds as follows: Switch Q_4 turns off at t_1 (soft switching). Capacitor C_4 is charged to V_{in} and capacitor C_3 discharges to 0. Switch Q_3 can turn on with zero voltage switching. Switch Q_1 is turned
5 off immediately, which is a hard switching of switch Q_1 . While there is some switching loss, there is a substantial savings overall due to reduced conduction loss.

[0021] The next half cycle proceeds as follows: At t_3 , switch Q_2 is turned on, which is a hard turn on. Switch Q_3 is still on
10 from the previous half cycle. Switch Q_3 can be turned off with zero voltage soft switching. Capacitor C_3 charges and capacitor C_4 discharges. When capacitor C_4 reaches 0 volts, switch Q_4 is turned on with zero voltage switching. Switch Q_2 is then turned off; which is a hard switching transition.

[0021] Those skilled in the art can now appreciate from
15 the foregoing description that the broad teachings of the present invention can be implemented in a variety of forms. Therefore, while this invention has been described in connection with particular examples thereof, the true scope of the invention should not be so
20 limited since other modifications will become apparent to the skilled practitioner upon a study of the drawings, the specification and the following claims.